Author of the publication

MNEMOSENE++: Scalable Multi-Tile Design with Enhanced Buffering and VGSOT-MRAM based Compute-in-Memory Crossbar Array.

, , , , , , , , , , and . ICECS, page 1-5. IEEE, (2023)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Development and Testing of Transcription Software for a Southern Min Spoken Corpus., , , and . IJCLCLP, (2012)Embedded memory and ARM Cortex-M0 core using 60-nm C-axis aligned crystalline indium-gallium-zinc oxide FET integrated with 65-nm Si CMOS., , , , , , , , , and 6 other author(s). VLSI Circuits, page 1-2. IEEE, (2016)PROV-AQ: Provenance Access and Query, , , , , , and . (2012)PROV-DM: The PROV Data Model, , , , , , , , , and 4 other author(s). (2012)Photovoltaic Cells for Micro-Scale Wireless Sensor Nodes: Measurement and Modeling to Assist System Design., , , , and . ENSsys@SenSys, page 15-20. ACM, (2015)A Sub-nW/kHz Relaxation Oscillator With Ratioed Reference and Sub-Clock Power Gated Comparator., , , , and . IEEE J. Solid State Circuits, 54 (11): 3097-3106 (2019)Communicative Efficiency in Child Mandarin., and . PACLIC, Association for Computational Linguistics, (2018)8.1 An 80nW retention 11.7pJ/cycle active subthreshold ARM Cortex-M0+ subsystem in 65nm CMOS for WSN applications., , , , , and . ISSCC, page 1-3. IEEE, (2015)Embedded SRAM and Cortex-M0 Core Using a 60-nm Crystalline Oxide Semiconductor., , , , , , , , , and 5 other author(s). IEEE Micro, 34 (6): 42-53 (2014)Session 3 overview: Digital processors., , and . ISSCC, page 48-49. IEEE, (2017)