Inproceedings,
An 8Gb/s/pin 9.6ns Row-Cycle 288Mb Deca-Data Rate SDRAM with an I/O Error-Detection Scheme.
K. Kim, U. Kang, H. Chung, D. Park, W. Kim, Y. Jang, M. Park, H. Lee, J. Kim, J. Sunwoo, H. Park, H. Kim, S. Chung, J. Kim, H. Kim, K. Kwon, Y. Lee, J. Choi, and C. Kim.ISSCC, page 527-536. IEEE, (2006)
Meta data
- BibTeX key
- conf/isscc/KimKCPKJPLKSPKC06
- entry type
- inproceedings
- booktitle
- ISSCC
- year
- 2006
- pages
- 527-536
- publisher
- IEEE
- crossref
- conf/isscc/2006
- ee
- https://doi.org/10.1109/ISSCC.2006.1696089
- isbn
- 1-4244-0079-1
- url
- http://dblp.uni-trier.de/db/conf/isscc/isscc2006.html#KimKCPKJPLKSPKC06
Tags
Users
Comments and Reviewsshow / hide
Cite this publication
More citation styles
- please select -%0 Conference Paper
%1 conf/isscc/KimKCPKJPLKSPKC06
%A Kim, Kyu-Hyoun
%A Kang, Uksong
%A Chung, Hoeju
%A Park, Dukha
%A Kim, Woo-Seop
%A Jang, Young-Chan
%A Park, Moon-Sook
%A Lee, Hoon
%A Kim, Jinyoung
%A Sunwoo, Jung
%A Park, Hwan-Wook
%A Kim, Hyun-Kyung
%A Chung, Su-Jin
%A Kim, Jae-Kwan
%A Kim, Hyung-Seuk
%A Kwon, Kee-Won
%A Lee, Young-Taek
%A Choi, Joo-Sun
%A Kim, Changhyun
%B ISSCC
%D 2006
%I IEEE
%K dblp
%P 527-536
%T An 8Gb/s/pin 9.6ns Row-Cycle 288Mb Deca-Data Rate SDRAM with an I/O Error-Detection Scheme.
%U http://dblp.uni-trier.de/db/conf/isscc/isscc2006.html#KimKCPKJPLKSPKC06
%@ 1-4244-0079-1
@inproceedings{conf/isscc/KimKCPKJPLKSPKC06,
added-at = {2022-07-06T00:00:00.000+0200},
author = {Kim, Kyu-Hyoun and Kang, Uksong and Chung, Hoeju and Park, Dukha and Kim, Woo-Seop and Jang, Young-Chan and Park, Moon-Sook and Lee, Hoon and Kim, Jinyoung and Sunwoo, Jung and Park, Hwan-Wook and Kim, Hyun-Kyung and Chung, Su-Jin and Kim, Jae-Kwan and Kim, Hyung-Seuk and Kwon, Kee-Won and Lee, Young-Taek and Choi, Joo-Sun and Kim, Changhyun},
biburl = {https://www.bibsonomy.org/bibtex/2913b11a2fcaa170bc41f836d774c3161/dblp},
booktitle = {ISSCC},
crossref = {conf/isscc/2006},
ee = {https://doi.org/10.1109/ISSCC.2006.1696089},
interhash = {f72125356a029a7c82258b2352297608},
intrahash = {913b11a2fcaa170bc41f836d774c3161},
isbn = {1-4244-0079-1},
keywords = {dblp},
pages = {527-536},
publisher = {IEEE},
timestamp = {2024-04-09T20:43:22.000+0200},
title = {An 8Gb/s/pin 9.6ns Row-Cycle 288Mb Deca-Data Rate SDRAM with an I/O Error-Detection Scheme.},
url = {http://dblp.uni-trier.de/db/conf/isscc/isscc2006.html#KimKCPKJPLKSPKC06},
year = 2006
}