( en | de | ru )

 

Disambiguation of "Kang, Gyuseong"

Author of the publication

copydeleteadd this publication to your clipboard
A DRAM based physical unclonable function capable of generating >1032 Challenge Response Pairs per 1Kbit array for secure chip authentication.

, , , , , , and . CICC, page 1-4. IEEE, (2017)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Mihyun Kang

Ewha Kang

Mujin Kang

Kang Teng

Andree Kang

 

Other publications of authors with the same name

Charge-Recycling based Redundant Write Prevention Technique for Low Power SOT-MRAM., , and . ISCAS, page 1-4. IEEE, (2018)Charge-Recycling-Based Redundant Write Prevention Technique for Low-Power SOT-MRAM., and . IEEE Trans. Very Large Scale Integr. Syst., 27 (6): 1343-1352 (2019)Embedded DRAM-Based Memory Customization for Low-Cost FFT Processor Design., , and . IEEE Trans. Very Large Scale Integr. Syst., 25 (12): 3484-3494 (2017)Stochastic SOT Device Based SNN Architecture for On-Chip Unsupervised STDP Learning., , , , , , and . IEEE Trans. Computers, 71 (9): 2022-2035 (2022)A Refresh-Less eDRAM Macro With Embedded Voltage Reference and Selective Read for an Area and Power Efficient Viterbi Decoder., , and . IEEE J. Solid State Circuits, 50 (10): 2451-2462 (2015)A 14nm 128Mb Embedded MRAM Macro achieved the Best Figure-Of-Merit with 80MHz Read operation and 18.1Mb/mm² implementation at 0.64V., , , , , , , , , and 2 other author(s). VLSI Technology and Circuits, page 1-2. IEEE, (2023)Spin Orbit Torque Device based Stochastic Multi-bit Synapses for On-chip STDP Learning., , and . ISLPED, page 21:1-21:6. ACM, (2018)A DRAM based physical unclonable function capable of generating >1032 Challenge Response Pairs per 1Kbit array for secure chip authentication., , , , , , and . CICC, page 1-4. IEEE, (2017)