( en | de | ru )

 

Disambiguation of "Kang, Sungho"

Author of the publication

copydeleteadd this publication to your clipboard
A Memory-Efficient Pattern Matching with Hardware-Based Bit-Split String Matchers for Deep Packet Inspection.

, , , , and . IEICE Trans. Commun., 93-B (2): 396-398 (2010)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Sungho Jo

Ewha Kang

Mihyun Kang

Kang Teng

Mujin Kang

 

Other publications of authors with the same name

A Secure Scan Architecture Protecting Scan Test and Scan Dump Using Skew-Based Lock and Key., , and . IEEE Access, (2021)Reconfigurable Scan Architecture for High Diagnostic Resolution., , and . IEEE Access, (2021)Enhanced Postbond Test Architecture for Bridge Defects Between the TSVs., , and . IEEE Trans. Very Large Scale Integr. Syst., 29 (6): 1164-1177 (2021)Test-Friendly Data-Selectable Self-Gating (DSSG)., , and . IEEE Trans. Very Large Scale Integr. Syst., 27 (8): 1972-1976 (2019)A Novel Massively Parallel Testing Method Using Multi-Root for High Reliability., , and . IEEE Trans. Reliab., 64 (1): 486-496 (2015)A Memory-Efficient Pattern Matching with Hardware-Based Bit-Split String Matchers for Deep Packet Inspection., , , , and . IEICE Trans. Commun., 93-B (2): 396-398 (2010)Scan Cell Modification for Intra Cell-Aware Scan Chain Diagnosis., , and . IEEE Trans. Circuits Syst. II Express Briefs, 69 (11): 4498-4502 (2022)Shift Left Quality Management System (QMS) Using a 3-D Matrix Scanning Method on System on a Chip., , and . IEEE Trans. Circuits Syst. II Express Briefs, 70 (4): 1580-1584 (April 2023)Test Resource Reused Debug Scheme to Reduce the Post-Silicon Debug Cost., , , and . IEEE Trans. Computers, 67 (12): 1835-1839 (2018)Total Energy Minimization of Real-Time Tasks in an On-Chip Multiprocessor Using Dynamic Voltage Scaling Efficiency Metric., , , , and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 27 (11): 2088-2092 (2008)