( en | de | ru )

 

Disambiguation

From post

копироватьудалитьдобавить публикацию в буфер
Artificial Neural Network Based Test Escape Screening Using Generative Model.

, , и . ITC, стр. 1-8. IEEE, (2018)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

Michihiro Saito

 

Другие публикации лиц с тем же именем

Wafer-Level Characteristic Variation Modeling Considering Systematic Discontinuous Effects., , , , , и . ASP-DAC, стр. 442-448. ACM, (2023)Accurate Failure Rate Prediction Based on Gaussian Process Using WAT Data., , , , и . ITC, стр. 573-577. IEEE, (2022)Intra-Die-Variation-Aware Side Channel Analysis for Hardware Trojan Detection., , , , и . ATS, стр. 52-57. IEEE Computer Society, (2017)An Adaptive Test for Parametric Faults Based on Statistical Timing Information., , , , , , , и . Asian Test Symposium, стр. 151-156. IEEE Computer Society, (2009)Decimal Multiplication Using Combination of Software and Hardware., , и . APCCAS, стр. 239-242. IEEE, (2018)Runtime NBTI Mitigation for Processor Lifespan Extension via Selective Node Control., , , , , и . ATS, стр. 234-239. IEEE Computer Society, (2016)Measurement of BTI-induced Threshold Voltage Shift for Power MOSFETs under Switching Operation., , , и . ATS, стр. 1-6. IEEE, (2020)Workload-Aware Worst Path Analysis of Processor-Scale NBTI Degradation., , , , , и . ACM Great Lakes Symposium on VLSI, стр. 203-208. ACM, (2016)Cycle-Accurate Evaluation of Software-Hardware Co-Design of Decimal Computation in RISC-V Ecosystem., , и . CoRR, (2020)A Variable-Length Coding Adjustable for Compressed Test Application., , , и . IEICE Trans. Inf. Syst., 90-D (8): 1235-1242 (2007)