( en | de | ru )

 

Disambiguation

From post

копироватьудалитьдобавить публикацию в буфер
RF circuit design aspects of spiral inductors on silicon.

, , , , и . IEEE J. Solid State Circuits, 33 (12): 2028-2034 (1998)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

Andreas Herschel

Olga Herschel

Wilhelm Herschel

Knut Herschel

Daniela Herschel

 

Другие публикации лиц с тем же именем

A 1.8-pJ/bit 16×16-Gb/s source synchronous parallel interface in 32nm SOI CMOS with receiver redundancy for link recalibration., , , , , , , , и . CICC, стр. 1-4. IEEE, (2015)RF circuit design aspects of spiral inductors on silicon., , , , и . IEEE J. Solid State Circuits, 33 (12): 2028-2034 (1998)A 6.4-Gb/s CMOS SerDes core with feed-forward and decision-feedback equalization., , , , , , , , , и 1 other автор(ы). IEEE J. Solid State Circuits, 40 (12): 2633-2645 (2005)An 11 GHz 3-V SiGe voltage controlled oscillator with integrated resonator., , , , , , , и . IEEE J. Solid State Circuits, 32 (9): 1451-1454 (1997)An 8x 10-Gb/s Source-Synchronous I/O System Based on High-Density Silicon Carrier Interconnects., , , , , , , , , и 4 other автор(ы). IEEE J. Solid State Circuits, 47 (4): 884-896 (2012)A 5.2 GHz 3.3 V I/Q SiGe RF transceiver., , и . CICC, стр. 217-220. IEEE, (1999)FEC-Free 60-Gb/s Silicon Photonic Link Using SiGe-Driver ICs Hybrid-Integrated with Photonics-Enabled CMOS., , , , , , , , , и 1 other автор(ы). OFC, стр. 1-3. IEEE, (2018)TCAD structure synthesis and capacitance extraction of a voltage-controlled oscillator using automated layout-to-device synthesis methodology., , , , , , и . CICC, стр. 1-4. IEEE, (2014)A 250-mW 60-GHz CMOS Transceiver SoC Integrated With a Four-Element AiP Providing Broad Angular Link Coverage., , , , , , , , , и 2 other автор(ы). IEEE J. Solid State Circuits, 55 (6): 1516-1529 (2020)Errata Erratum to Ä 128-Gb/s 1.3-pJ/b PAM-4 Transmitter With Reconfigurable 3-Tap FFE in 14-nm CMOS"., , , , , , и . IEEE J. Solid State Circuits, 55 (4): 1124 (2020)