( en | de | ru )

 

Disambiguation

From post

копироватьудалитьдобавить публикацию в буфер
Ispd2009 clock network synthesis contest.

, , , и . ISPD, стр. 149-150. ACM, (2009)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

Nam-Joon Kim

Valdur Joonso

Maria Joonso

Joon Huh

Jin Nam

 

Другие публикации лиц с тем же именем

The nuts and bolts of physical synthesis., , , , , , , , и . SLIP, стр. 89-94. ACM, (2007)Opportunities in power distribution network system optimization: from EDA perspective., и . ISPD, стр. 149-150. ACM, (2014)What makes a design difficult to route., , , , , и . ISPD, стр. 7-12. ACM, (2010)RQL: Global Placement via Relaxed Quadratic Spreading and Linearization., , , , , и . DAC, стр. 453-458. IEEE, (2007)Graceful Register Clustering by Effective Mean Shift Algorithm for Power and Timing Balancing., , , и . ISPD, стр. 11-18. ACM, (2019)Smart grid load balancing techniques via simultaneous switch/tie-line/wire configurations., , , , и . ICCAD, стр. 382-388. IEEE, (2014)Two-dimensional position detection system with MEMS accelerometers, readout circuitry, and microprocessor for padless mouse applications., , , , и . IEEE Trans. Very Large Scale Integr. Syst., 13 (10): 1167-1178 (2005)RUMBLE: An Incremental Timing-Driven Physical-Synthesis Optimization Algorithm., , , , , , , и . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 27 (12): 2156-2168 (2008)Latch Clustering for Timing-Power Co-Optimization., , , и . DAC, стр. 1-6. IEEE, (2020)A Boolean -based layout approach and its application to FPGA routing.. University of Michigan, USA, (2001)