From post

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

 

Другие публикации лиц с тем же именем

Design of Asynchronous Circuits for High Soft Error Tolerance in Deep Submicrometer CMOS Circuits., , , и . IEEE Trans. Very Large Scale Integr. Syst., 18 (3): 410-422 (2010)Low-Power Clock Branch Sharing Double-Edge Triggered Flip-Flop., , , , , и . IEEE Trans. Very Large Scale Integr. Syst., 15 (3): 338-345 (2007)Low-Power Redundant-Transition-Free TSPC Dual-Edge-Triggering Flip-Flop Using Single-Transistor-Clocked Buffer., , , , , , , и . IEEE Trans. Very Large Scale Integr. Syst., 31 (5): 706-710 (мая 2023)Ultra-low-voltage Low-power Self-adaptive Static Pulsed Latch., , , , , , и . ASICON, стр. 1-4. IEEE, (2021)Low-Energy Acceleration of Binarized Convolutional Neural Networks Using a Spin Hall Effect Based Logic-in-Memory Architecture., , , , и . IEEE Trans. Emerg. Top. Comput., 9 (2): 928-940 (2021)A low-power clock frequency multiplier., , и . ISCAS, IEEE, (2006)Contention reduced/conditional discharge flip-flops for level conversion in CVS systems., , и . ISCAS (2), стр. 669-672. IEEE, (2004)On the isomorphism of expressions., и . Inf. Process. Lett., 74 (3-4): 97-102 (2000)A Double-Edge Implicit-Pulsed Level Convert Flip-Flop., , , и . ISVLSI, стр. 141-144. IEEE Computer Society, (2004)High-performance and low-power conditional discharge flip-flop., , и . IEEE Trans. Very Large Scale Integr. Syst., 12 (5): 477-484 (2004)