( en | de | ru )

 

Disambiguation

From post

копироватьудалитьдобавить публикацию в буфер
Removal of Redundancy in Logic Circuits under Classification of Undetectable Faults.

, , и . FTCS, стр. 263-270. IEEE Computer Society, (1992)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

Kozo Yabuta

Asako Kinoshita

Kozo Kosugi

Asako Kinoshita

Yvette Kozova-Razanantoanina

 

Другие публикации лиц с тем же именем

Removal of Redundancy in Logic Circuits under Classification of Undetectable Faults., , и . FTCS, стр. 263-270. IEEE Computer Society, (1992)Design of High-Level Test Language for Digital LSI., , и . ITC, стр. 508-513. IEEE Computer Society, (1983)Cascade Realization of 3-Input 3-Output Conservative Logic Circuits., и . IEEE Trans. Computers, 27 (3): 214-221 (1978)Realization of Minimum Circuits with Two-Input Conservative Logic Elements., и . IEEE Trans. Computers, 27 (8): 749-752 (1978)A Novel ATPG Method for Capture Power Reduction during Scan Testing., , , , , , и . IEICE Trans. Inf. Syst., 90-D (9): 1398-1405 (2007)SAT-Based Test Generation for Open Faults Using Fault Excitation Caused by Effect of Adjacent Lines., , , и . IEICE Trans. Fundam. Electron. Commun. Comput. Sci., 96-A (12): 2561-2567 (2013)Extended selection of switching target faults in CONT algorithm for test generation., и . J. Electron. Test., 1 (3): 183-189 (1990)Low-capture-power test generation for scan-based at-speed testing., , , , , , и . ITC, стр. 10. IEEE Computer Society, (2005)Channel Width Test Data Compression under a Limited Number of Test Inputs and Outputs., , , и . VLSI Design, стр. 329-334. IEEE Computer Society, (2003)Partially Parallel Scan Chain for Test Length Reduction by Using Retiming Technique., , и . Asian Test Symposium, стр. 94-99. IEEE Computer Society, (1996)