( en | de | ru )

 

Disambiguation of "Denyer, Peter B."

Author of the publication

copydeleteadd this publication to your clipboard
A comparison of micro-DSP and Silicon compiler implementations of a polyphase network filter bank.

, , , , , and . ICASSP, page 2207-2210. IEEE, (1986)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Hans-Peter B Stutz

B Vlavianos

B Ellegala

B Schäfers

B Hause

 

Other publications of authors with the same name

Address Generation for array access based on modulus m counters., and . EURO-DAC, page 118-122. EEE Computer Society, (1991)Miniature CCD-based analog adaptive filters., , , , and . ICASSP, page 474-477. IEEE, (1980)Synthesis of address generators., , and . ICCAD, page 116-119. IEEE Computer Society, (1989)A single-chip CMOS 306×244-pixel NTSC video camera and a descendant coprocessor device., , , , , , , , , and 2 other author(s). IEEE J. Solid State Circuits, 33 (12): 2104-2111 (1998)On-Chip CMOS Sensors for VLSI Imaging Systems., , , , and . VLSI, volume A-1 of IFIP Transactions, page 157-166. North-Holland, (1991)Design and realisation of adaptive lattice filters., , , and . ICASSP, page 21-24. IEEE, (1983)Efficient bit-serial complex multiplication and sum-of-products computation using distributed arithmetic., and . ICASSP, page 2203-2206. IEEE, (1986)JavaTM in electronic design automation., and . ASP-DAC, page 141-144. IEEE, (1997)A bit serial linear array DFT., , and . ICASSP, page 230-233. IEEE, (1984)Synthesis of area-efficient VLSI architectures for vector and matrix multiplication., and . IEEE Symposium on Computer Arithmetic, page 13-20. IEEE Computer Society, (1987)