Author of the publication

An Energy-Efficient Design of TSV I/O for HBM With a Data Rate up to 10 Gb/s.

, , , , , , and . IEEE J. Solid State Circuits, 58 (11): 3242-3252 (November 2023)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

A 16-GB 640-GB/s HBM2E DRAM With a Data-Bus Window Extension Technique and a Synergetic On-Die ECC Scheme., , , , , , , , , and 16 other author(s). IEEE J. Solid State Circuits, 56 (1): 199-211 (2021)A 5 Gb/s Time-Interleaved Voltage-Mode Duobinary Encoding Scheme for 3-D-Stacked IC., , , , , , and . IEEE J. Solid State Circuits, 57 (6): 1913-1923 (2022)A 6.9-μm2 3.26-ns 31.25-fj Robust Level Shifter With Wide Voltage and Frequency Ranges., , , and . IEEE Trans. Circuits Syst. II Express Briefs, 68 (4): 1433-1437 (2021)A Low-Voltage Area-Efficient TSV I/O for HBM with Data Rate up to 15Gb/s Featuring Overlapped Multiplexing Driver, ISI Compensators and QEC., , , , , , and . VLSI Technology and Circuits, page 1-2. IEEE, (2023)A Low Power TSV I/O with Data Rate up to 10 Gb/s for Next Generation HBM., , , , , , and . VLSI Technology and Circuits, page 152-153. IEEE, (2022)A 0.166 pJ/b/pF, 3.5-5 Gb/s TSV I/O Interface With VOH Drift Control., , , , and . IEEE Trans. Circuits Syst. II Express Briefs, 68 (6): 1822-1826 (2021)Monotonic Wide-Range Digitally Controlled Oscillator Compensated for Supply Voltage Variation., , and . IEEE Trans. Circuits Syst. II Express Briefs, 55-II (10): 1036-1040 (2008)An Energy-Efficient Design of TSV I/O for HBM With a Data Rate up to 10 Gb/s., , , , , , and . IEEE J. Solid State Circuits, 58 (11): 3242-3252 (November 2023)