( en | de | ru )

 

Disambiguation

From post

копироватьудалитьдобавить публикацию в буфер
Improve speed path identification with suspect path expressions.

, , , , , и . VLSI-DAT, стр. 1-4. IEEE, (2013)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

Jia-Jiun Yan

Jiun-Hao Wang

Jiun-Shan Chen

Shann-Jiun Chang

Jiun-Hung Yu

 

Другие публикации лиц с тем же именем

Diagnosing integrator leakage of single-bit first-order DeltaSigma modulator using DC input., , и . ASP-DAC, стр. 775-780. IEEE, (2009)A SAR ADC missing-decision level detection and removal technique., , , и . VTS, стр. 31-36. IEEE Computer Society, (2012)On-Chip Random Jitter Testing Using Low Tap-Count Coarse Delay Lines.. J. Electron. Test., 22 (4-6): 387-398 (2006)LPTest: a Flexible Low-Power Test Pattern Generator., , и . J. Electron. Test., 25 (6): 323-335 (2009)Practical considerations in applying Σ-Δ modulation-based analog BIST to sampled-data systems., , , , и . IEEE Trans. Circuits Syst. II Express Briefs, 50 (9): 553-566 (2003)An IR-Drop Aware Test Pattern Generator for Scan-Based At-Speed Testing., , , , и . ATS, стр. 167-172. IEEE Computer Society, (2016)Design and Implementation of an FPGA-Based 16-Channel Data/Timing Formatter., , , и . ATS, стр. 209-214. IEEE, (2018)An On-Chip Integrator Leakage Characterization Technique and Its Application to Switched Capacitor Circuits Testing., , и . Asian Test Symposium, стр. 367-372. IEEE Computer Society, (2009)A Low-Cost Jitter Measurement Technique for BIST Applications., и . Asian Test Symposium, стр. 336-339. IEEE Computer Society, (2003)Random Jitter Testing Using Low Tap-Count Delay Lines.. Asian Test Symposium, стр. 100-105. IEEE Computer Society, (2005)