Author of the publication

copy delete add this publication to your clipboard
community post
history of this post
URL
DOI
BibTeX
EndNote
APA
Chicago
DIN 1505
Harvard
MSOffice XML

Orinoco: Ordered Issue and Unordered Commit with Non-Collapsible Queues.

D. Chen, T. Zhang, Y. Huang, J. Zhu, Y. Liu, P. Gou, C. Feng, B. Li, S. Wei, and L. Liu. ISCA, page 11:1-11:14. ACM, (2023)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Liu Liu

Kathi Leibold

Other publications of authors with the same name

An efficient VLSI architecture of speeded-up robust feature extraction for high resolution and high frame rate video.W. Zhang, L. Liu, S. Yin, R. Zhou, S. Cai, and S. Wei. Sci. China Inf. Sci., 56 (7): 1-14 (2013)Reliability-aware mapping for various NoC topologies and routing algorithms under performance constraints.C. Wu, C. Deng, L. Liu, S. Yin, J. Han, and S. Wei. Sci. China Inf. Sci., 58 (8): 1-14 (2015)MapReduce inspired loop mapping for coarse-grained reconfigurable architecture.S. Yin, S. Shao, L. Liu, and S. Wei. Sci. China Inf. Sci., 57 (12): 1-14 (2014)Breaking the Synchronization Bottleneck with Reconfigurable Transactional Execution.Z. Li, L. Liu, Y. Deng, S. Yin, and S. Wei. IEEE Comput. Archit. Lett., 17 (2): 147-150 (2018)An Ultra-High Energy-Efficient Reconfigurable Processor for Deep Neural Networks with Binary/Ternary Weights in 28NM CMOS.S. Yin, P. Ouyang, J. Yang, T. Lu, X. Li, L. Liu, and S. Wei. VLSI Circuits, page 37-38. IEEE, (2018)A Novel Composite Method to Accelerate Control Flow on Reconfigurable Architecture (Abstract Only).J. Wang, L. Liu, J. Zhu, S. Yin, and S. Wei. FPGA, page 270. ACM, (2015)Anole: A Highly Efficient Dynamically Reconfigurable Crypto-Processor for Symmetric-Key Algorithms.L. Liu, B. Wang, C. Deng, M. Zhu, S. Yin, and S. Wei. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 37 (12): 3081-3094 (2018)Data-Flow Graph Mapping Optimization for CGRA With Deep Reinforcement Learning.D. Liu, S. Yin, G. Luo, J. Shang, L. Liu, S. Wei, Y. Feng, and S. Zhou. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 38 (12): 2271-2283 (2019)Stress-Aware Loops Mapping on CGRAs with Dynamic Multi-Map Reconfiguration.J. Gu, S. Yin, L. Liu, and S. Wei. IEEE Trans. Parallel Distributed Syst., 29 (9): 2105-2120 (2018)TFE: Energy-efficient Transferred Filter-based Engine to Compress and Accelerate Convolutional Neural Networks.H. Mo, L. Liu, W. Hu, W. Zhu, Q. Li, A. Li, S. Yin, J. Chen, X. Jiang, and S. Wei. MICRO, page 751-765. IEEE, (2020)

BibSonomy

Disambiguation of "Liu, Leibo"

copy delete add this publication to your clipboard
community post
history of this post
URL
DOI
BibTeX
EndNote
APA
Chicago
DIN 1505
Harvard
MSOffice XML

Orinoco: Ordered Issue and Unordered Commit with Non-Collapsible Queues.

Please choose a person to relate this publication to

Liu Liu

Liu Liu

Liu Liu

Kathi Leibold

Kathi Leibold

Other publications of authors with the same name

Disambiguation

BibSonomy

Disambiguation of "Liu, Leibo"

copydeleteadd this publication to your clipboardcommunity posthistory of this postURLDOIBibTeXEndNoteAPAChicagoDIN 1505HarvardMSOffice XML Orinoco: Ordered Issue and Unordered Commit with Non-Collapsible Queues.

Please choose a person to relate this publication to

Liu Liu

Liu Liu

Liu Liu

Kathi Leibold

Kathi Leibold

Other publications of authors with the same name

Disambiguation

copy delete add this publication to your clipboard
community post
history of this post
URL
DOI
BibTeX
EndNote
APA
Chicago
DIN 1505
Harvard
MSOffice XML

Orinoco: Ordered Issue and Unordered Commit with Non-Collapsible Queues.