Author of the publication

A 9-bit 100 MS/s SAR ADC with Digitally Assisted Background Calibration.

, , , and . IEICE Trans. Electron., 95-C (6): 1026-1034 (2012)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Wireless power transfer to stacked modules for IoT sensor nodes., , , , and . ISOCC, page 59-60. IEEE, (2017)Face detection through compact classifier using Adaptive Look-Up-Table., and . ICIP, page 1225-1228. IEEE, (2009)A Study of Physical Design Guidelines in ThruChip Inductive Coupling Channel., , , , , and . IEICE Trans. Fundam. Electron. Commun. Comput. Sci., 98-A (12): 2584-2591 (2015)A 1.2 Gbps Non-contact 3D-Stacked Inter-Chip Data Communications Technology., , , and . IEICE Trans. Electron., 89-C (3): 320-326 (2006)A Dynamic Offset Control Technique for Comparator Design in Scaled CMOS Technology., , , , , , , and . IEICE Trans. Fundam. Electron. Commun. Comput. Sci., 93-A (12): 2456-2462 (2010)Constant Magnetic Field Scaling in Inductive-Coupling Data Link., , , and . IEICE Trans. Electron., 91-C (2): 200-205 (2008)Vertical Link On/Off Regulations for Inductive-Coupling Based Wireless 3-D NoCs., , , , and . IEICE Trans. Inf. Syst., 96-D (12): 2753-2764 (2013)A 10-Bit 80-MS/s Decision-Select Successive Approximation TDC in 65-nm CMOS., , and . IEEE J. Solid State Circuits, 47 (5): 1232-1241 (2012)A 0.5 V 1.1 MS/sec 6.3 fJ/Conversion-Step SAR-ADC With Tri-Level Comparator in 40 nm CMOS., , , and . IEEE J. Solid State Circuits, 47 (4): 1022-1030 (2012)A 0.55 V 10 fJ/bit Inductive-Coupling Data Link and 0.7 V 135 fJ/Cycle Clock Link With Dual-Coil Transmission Scheme., , , , , , , and . IEEE J. Solid State Circuits, 46 (4): 965-973 (2011)