From post

A Slew Rate Variation Compensated 2× VDD I/O Buffer Using Deterministic P/N-PVT Variation Detection Method.

, , , , и . IEEE Trans. Circuits Syst. II Express Briefs, 66-II (1): 116-120 (2019)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

 

Другие публикации лиц с тем же именем

An 8-b 400-MS/s 2-b-Per-Cycle SAR ADC With Resistive DAC., , , , , , и . IEEE J. Solid State Circuits, 47 (11): 2763-2772 (2012)2-GHz 2×VDD 28-nm CMOS Digital Output Buffer with Slew Rate Auto-Adjustment Against Process and Voltage Variations., , , , и . J. Circuits Syst. Comput., 29 (6): 2050088:1-2050088:17 (2020)A random shifting data weighted averaging algorithm for Nyquist-rate DAC., , , , и . IEICE Electron. Express, 20 (20): 20230302 (2023)A process- and temperature- insensitive current-controlled delay generator for sampled-data systems., , , , , и . APCCAS, стр. 1192-1195. IEEE, (2008)An ultra low power 9-bit 1-MS/s pipelined SAR ADC for bio-medical applications., , , , , , и . ICECS, стр. 878-881. IEEE, (2010)A 0.6V 8b 100MS/s SAR ADC with minimized DAC capacitance and switching energy in 65nm CMOS., , , , , , , и . ISCAS, стр. 2239-2242. IEEE, (2013)A 10-bit 100-MS/s Reference-Free SAR ADC in 90 nm CMOS., , , , , , и . IEEE J. Solid State Circuits, 45 (6): 1111-1121 (2010)A self-timing switch-driving register by precharge-evaluate logic for high-speed SAR ADCs., , , , , и . APCCAS, стр. 1164-1167. IEEE, (2008)A 0.024mm2 8b 400MS/s SAR ADC with 2b/cycle and resistive DAC in 65nm CMOS., , , , , , и . ISSCC, стр. 188-190. IEEE, (2011)An 8-bit 0.7-GS/s single channel flash-SAR ADC in 65-nm CMOS technology., , , , , , и . ESSCIRC, стр. 421-424. IEEE, (2016)