( en | de | ru )

 

Disambiguation

From post

копироватьудалитьдобавить публикацию в буфер
Current Conveyor-Based Square/Triangular Waveform Generators With Improved Linearity.

, , , , и . IEEE Trans. Instrum. Meas., 58 (7): 2174-2180 (2009)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

Dipankar Mandal

Michael Pal

Andrea Pál

Pal Dragos

Aprameyo Pal

 

Другие публикации лиц с тем же именем

A Low Power 8-Bit Asynchronous SAR ADC Design Using Charge Scaling DAC., , , и . ISED, стр. 219-223. IEEE Computer Society, (2014)Novel All-Pass Section for High-Performance Signal Processing Using CMOS DCCII., , , и . TENCON, стр. 7-10. IEEE, (2021)CCII+ based dual square-and-triangular waveform generator., и . ECAI, стр. 1-6. IEEE, (2017)A wide-input linear range sub-threshold transconductor for sub-Hz filtering., , и . ISCAS, стр. 1567-1570. IEEE, (2010)Current Conveyor-Based Square/Triangular Waveform Generators With Improved Linearity., , , , и . IEEE Trans. Instrum. Meas., 58 (7): 2174-2180 (2009)A low-voltage, low-power, high-linearity cmos four-quadrant analog multiplier., , и . ECCTD, стр. 751-754. IEEE, (2007)Strong-ARM Dynamic Latch Comparators: Design and Analyses on CAD Platform., и . CoRR, (2024)Secured and Imperceptible Data Transmission Through Digital Audio Signal with Reduced Internal Noise., и . Wireless Personal Communications, 100 (2): 505-518 (2018)Delay estimation, chip-power analyses and comparison of single-level and multi-level recursive vedic algorithm with conventional algorithms for digital multiplier., и . ICICDT, стр. 29-32. IEEE, (2018)ASIC Implementation of High-Speed Adaptive Recursive Karatsuba Multiplier with Square-Root-Carry-Select-Adder., , и . LASCAS, стр. 1-4. IEEE, (2020)