Author of the publication

Modeling the Interdependences Between Voltage Fluctuation and BTI Aging.

, , , , , and . IEEE Trans. Very Large Scale Integr. Syst., 27 (7): 1652-1665 (2019)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Prediction-Based Task Migration on S-NUCA Many-Cores., , , and . DATE, page 1579-1582. IEEE, (2019)Task scheduling for many-cores with S-NUCA caches., and . DATE, page 557-562. IEEE, (2018)On the Efficiency of Voltage Overscaling under Temperature and Aging Effects., , , and . IEEE Trans. Computers, 68 (11): 1647-1662 (2019)From the EIC: Intelligent Resource-Constrained Sensor Nodes.. IEEE Des. Test, 36 (2): 4 (2019)From the EIC: Architecture Advances Enabled by Emerging Technologies.. IEEE Des. Test, 36 (3): 4 (2019)Preemption of the Partial Reconfiguration Process to Enable Real-Time Computing With FPGAs., , , , and . ACM Trans. Reconfigurable Technol. Syst., 11 (2): 10:1-10:24 (2018)Longevity of Commodity DRAMs in Harsh Environments Through Thermoelectric Cooling., , , , , and . IEEE Access, (2021)AxLS: A Framework for Approximate Logic Synthesis Based on Netlist Transformations., , , and . IEEE Trans. Circuits Syst. II Express Briefs, 68 (8): 2845-2849 (2021)Thermal-Aware Design for Approximate DNN Accelerators., , , , , , and . IEEE Trans. Computers, 71 (10): 2687-2697 (2022)A Framework for Crossing Temperature-Induced Timing Errors Underlying Hardware Accelerators to the Algorithm and Application Layers., , , , , , and . IEEE Trans. Computers, 71 (2): 349-363 (2022)