Author of the publication

On the C-Testability of Generalized Counters.

, and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 6 (5): 713-726 (1987)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Test data compression and test time reduction using an embedded microprocessor., and . IEEE Trans. Very Large Scale Integr. Syst., 11 (5): 853-862 (2003)Delay Defect Diagnosis Methodology Using Path Delay Measurements., , and . IEICE Trans. Electron., 98-C (10): 991-994 (2015)Automatic test vector cultivation for sequential VLSI circuits using genetic algorithms., , and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 15 (10): 1278-1285 (1996)Refactoring of Timing Graphs and Its Use in Capturing Topological Correlation in SSTA., and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 31 (4): 485-496 (2012)Test compaction for sequential circuits., , , and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 11 (2): 260-267 (1992)A Hierarchical Test Generation Approach Using Program Slicing Techniques on Hardware Description Languages., , , and . J. Electron. Test., 19 (2): 149-160 (2003)Hierarchical multi-level fault simulation of large systems., , , , and . J. Electron. Test., 1 (2): 139-149 (1990)On Design Validation Using Verification Technology., and . J. Electron. Test., 15 (1-2): 173-189 (1999)Synthesis of Native Mode Self-Test Programs., and . J. Electron. Test., 13 (2): 137-148 (1998)Generation and evaluation of current and logic tests for switch-level sequential circuits., and . J. Electron. Test., 3 (4): 359-366 (1992)