( en | de | ru )

 

Disambiguation

From post

копироватьудалитьдобавить публикацию в буфер
Optimization of Overdrive Signoff in High-Performance and Low-Power ICs.

, , , , и . IEEE Trans. Very Large Scale Integr. Syst., 23 (8): 1552-1556 (2015)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

Siddhartha Chattopadhyay

Siddhartha Roy

Siddhartha Kargupta

Siddhartha Schwenzer

Siddhartha Chib

 

Другие публикации лиц с тем же именем

Redefining the Role of the CPU in the Era of CPU-GPU Integration., , , , и . IEEE Micro, 32 (6): 4-16 (2012)BufFormer: A Generative ML Framework for Scalable Buffering., , , , и . ASP-DAC, стр. 264-270. ACM, (2023)Machine Learning-Enabled High-Frequency Low-Power Digital Design Implementation At Advanced Process Nodes., и . ISPD, стр. 83-90. ACM, (2021)Generative self-supervised learning for gate sizing: invited., , , , , и . DAC, стр. 1331-1334. ACM, (2022)Optimal reliability-constrained overdrive frequency selection in multicore systems., и . ISQED, стр. 300-308. IEEE, (2014)A Fast Learning-Driven Signoff Power Optimization Framework., , , и . ICCAD, стр. 161:1-161:9. IEEE, (2020)TransSizer: A Novel Transformer-Based Fast Gate Sizer., , , , , и . ICCAD, стр. 74:1-74:9. ACM, (2022)Incremental multiple-scan chain ordering for ECO flip-flop insertion., , и . ICCAD, стр. 705-712. IEEE, (2013)RL-Sizer: VLSI Gate Sizing for Timing Optimization using Deep Reinforcement Learning., , , и . DAC, стр. 733-738. IEEE, (2021)Enhanced metamodeling techniques for high-dimensional IC design estimation problems., , и . DATE, стр. 1861-1866. EDA Consortium San Jose, CA, USA / ACM DL, (2013)