( en | de | ru )

 

Disambiguation of "Hoang, Trong-Thuc"

Author of the publication

copydeleteadd this publication to your clipboard
An Efficient I/O Architecture for RAM-based Content-Addressable Memory on FPGA.

, , , , and . CoRR, (2018)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Phan Trong Hoang

Lequy Thuc

Trong Hung Quang

Trong-Phat-Le

Nguyên Thuc Nhu

 

Other publications of authors with the same name

An Efficient I/O Architecture for RAM-based Content-Addressable Memory on FPGA., , , , and . CoRR, (2018)A Unified PUF and Crypto Core Exploiting the Metastability in Latches., , , , , and . Future Internet, 14 (10): 298 (2022)Design of an SoC Based on 32-Bit RISC-V Processor with Low-Latency Lightweight Cryptographic Cores in FPGA., , , and . Future Internet, 15 (5): 186 (May 2023)Quick Boot of Trusted Execution Environment With Hardware Accelerators., , , , , , and . IEEE Access, (2020)High-Speed NTT Accelerator for CRYSTAL-Kyber and CRYSTAL-Dilithium., , , and . IEEE Access, (2024)Correlation Power Analysis Attack Resisted Cryptographic RISC-V SoC With Random Dynamic Frequency Scaling Countermeasure., , , , , and . IEEE Access, (2021)An FPGA-Based Hardware Accelerator for Energy-Efficient Bitmap Index Creation., , , , and . IEEE Access, (2018)FPGA-based frequent items counting using matrix of equality comparators., , , , , , and . MWSCAS, page 285-288. IEEE, (2017)ChaCha20-Poly1305 Crypto Core Compatible with Transport Layer Security 1.3., , , , , , and . ISOCC, page 17-18. IEEE, (2021)A hybrid adaptive CORDIC in 65nm SOTB CMOS process., , , , and . ISCAS, page 2158-2161. IEEE, (2016)