( en | de | ru )

 

Disambiguation of "Sha, Edwin Hsing-Mean"

Author of the publication

copydeleteadd this publication to your clipboard
Code size reduction technique and implementation for software-pipelined DSP applications.

, , and . ACM Trans. Embed. Comput. Syst., 2 (4): 590-613 (2003)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Wenjung Hsing

William Meany

Joseph Edwin

Chi-Wu Hsing

Sha Wang

 

Other publications of authors with the same name

Communication Scheduling With Re-Routing Based On Static And Hybrid Techniques., , and . Journal of Circuits, Systems, and Computers, 13 (5): 1039-1064 (2004)Maximize Parallelism Minimize Overhead for Nested Loops via Loop Striping., , and . VLSI Signal Processing, 47 (2): 153-167 (2007)Algorithms and analysis of scheduling for low-power high-performance DSP on VLIW processors., , , and . IJHPCN, 1 (1/2/3): 4-16 (2004)General loop fusion technique for nested loops considering timing and code size., , , and . CASES, page 190-201. ACM, (2004)Optimized Address Assignment With Array and Loop Transformations for Minimizing Schedule Length., , , , and . IEEE Trans. Circuits Syst. I Regul. Pap., 55-I (1): 379-389 (2008)Management and optimization for nonvolatile memory-based hybrid scratchpad memory on multicore embedded processors., , , , and . ACM Trans. Embed. Comput. Syst., 13 (4): 79:1-79:25 (2014)Application-Specific Wear Leveling for Extending Lifetime of Phase Change Memory in Embedded Systems., , , , , and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 33 (10): 1450-1462 (2014)Data Placement and Duplication for Embedded Multicore Systems With Scratch Pad Memory., , , , , and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 32 (6): 809-817 (2013)Rapid recovery of program execution under power failures for embedded systems with NVM., , , , and . Microprocess. Microsystems, (2023)Hardware/Software Co-Exploration of Neural Architectures., , , , , , , and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 39 (12): 4805-4815 (2020)