Author of the publication

An Energy-Efficient and Noise-Tolerant Recurrent Neural Network Using Stochastic Computing.

, , , and . IEEE Trans. Very Large Scale Integr. Syst., 27 (9): 2213-2221 (2019)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Constructing Concurrent Data Structures on FPGA with Channels., , , , and . FPGA, page 172-177. ACM, (2019)Massive MIMO Detection Algorithm and VLSI Architecture, , and . Springer, (2019)An efficient hardware design for cerebellar models using approximate circuits: special session paper., , and . CODES+ISSS, page 31:1-31:2. ACM, (2017)Efficient memory partitioning for parallel data access in multidimensional arrays., , , , and . DAC, page 160:1-160:6. ACM, (2015)Reconfigurable Architecture for Neural Approximation in Multimedia Computing., , , , and . IEEE Trans. Circuits Syst. Video Techn., 29 (3): 892-906 (2019)A Novel Composite Method to Accelerate Control Flow on Reconfigurable Architecture (Abstract Only)., , , , and . FPGA, page 270. ACM, (2015)An Ultra-High Energy-Efficient Reconfigurable Processor for Deep Neural Networks with Binary/Ternary Weights in 28NM CMOS., , , , , , and . VLSI Circuits, page 37-38. IEEE, (2018)Anole: A Highly Efficient Dynamically Reconfigurable Crypto-Processor for Symmetric-Key Algorithms., , , , , and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 37 (12): 3081-3094 (2018)Data-Flow Graph Mapping Optimization for CGRA With Deep Reinforcement Learning., , , , , , , and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 38 (12): 2271-2283 (2019)Stress-Aware Loops Mapping on CGRAs with Dynamic Multi-Map Reconfiguration., , , and . IEEE Trans. Parallel Distributed Syst., 29 (9): 2105-2120 (2018)