( en | de | ru )

 

Disambiguation

From post

копироватьудалитьдобавить публикацию в буфер
Demystifying CXL Memory with Genuine CXL-Ready Systems and Devices.

, , , , , , , , , , , , , и . MICRO, стр. 105-121. ACM, (2023)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

Su-Jeong Jeong

Wonrae Jeong

Hang-Kyun Jeong

Chang-Kyo Jeong

Hyung-Gon Jeong

 

Другие публикации лиц с тем же именем

Demystifying CXL Memory with Genuine CXL-Ready Systems and Devices., , , , , , , , , и 4 other автор(ы). MICRO, стр. 105-121. ACM, (2023)CASH-RF: A Compiler-Assisted Hierarchical Register File in GPUs., , , и . IEEE Embed. Syst. Lett., 14 (4): 187-190 (2022)A Quantitative Analysis and Guideline of Data Streaming Accelerator in Intel 4th Gen Xeon Scalable Processors., , , , , , и . CoRR, (2023)Parallel in-order execution architecture for low-power processor., , и . ISOCC, стр. 65-66. IEEE, (2017)Reconstructing Out-of-Order Issue Queue., , , и . MICRO, стр. 144-161. IEEE, (2022)OverCome: Coarse-Grained Instruction Commit with Handover Register Renaming., , , и . IEEE Trans. Computers, 68 (12): 1802-1816 (2019)A convertible neural processor supporting adaptive quantization for real-time neural networks., , , , и . J. Syst. Archit., (декабря 2023)INTERPRET: Inter-Warp Register Reuse for GPU Tensor Core., , , , и . PACT, стр. 309-319. IEEE, (2023)CASINO Core Microarchitecture: Generating Out-of-Order Schedules Using Cascaded In-Order Scheduling Windows., , , и . HPCA, стр. 383-396. IEEE, (2020)ScaleCache: A Scalable Page Cache for Multiple Solid-State Drives., , , , , , , , и . EuroSys, стр. 641-656. ACM, (2024)