Author of the publication

copy delete add this publication to your clipboard
community post
history of this post
URL
DOI
BibTeX
EndNote
APA
Chicago
DIN 1505
Harvard
MSOffice XML

ReDCIM: Reconfigurable Digital Computing- In -Memory Processor With Unified FP/INT Pipeline for Cloud AI Acceleration.

F. Tu, Y. Wang, Z. Wu, L. Liang, Y. Ding, B. Kim, L. Liu, S. Wei, Y. Xie, and S. Yin. IEEE J. Solid State Circuits, 58 (1): 243-255 (2023)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Liu Liu

Thomas Leibohm

Yeshayahu Leibowitz

Other publications of authors with the same name

Battery aware tasks allocating algorithm for multi-battery operated system.P. Ouyang, S. Yin, L. Liu, and S. Wei. APCCAS, page 875-878. IEEE, (2010)A Fast-locking and Wide-range Reversible SAR DLL.L. Wang, L. Liu, and H. Chen. ISCAS, page 992-995. IEEE, (2009)A high efficient baseband transceiver for IEEE 802.15.4 LR-WPAN systems.S. Yin, J. Cui, A. Luo, L. Liu, and S. Wei. ASICON, page 224-227. IEEE, (2011)A reconfigurable multi-processor SoC for media applications.M. Zhu, L. Liu, S. Yin, Y. Wang, W. Wang, and S. Wei. ISCAS, page 2011-2014. IEEE, (2010)An uneven-dual-core processor based mobile platform for facilitating the collaboration among various embedded electronic devices.L. Liu, W. Zhu, S. Yin, E. Tang, and P. Peng. IEEE Trans. Consumer Electronics, 60 (1): 137-145 (2014)Extending lifetime of battery-powered coarse-grained reconfigurable computing platforms.S. Yin, P. Ouyang, L. Liu, and S. Wei. DATE, page 1-6. European Design and Automation Association, (2014)Breaking the Synchronization Bottleneck with Reconfigurable Transactional Execution.Z. Li, L. Liu, Y. Deng, S. Yin, and S. Wei. IEEE Comput. Archit. Lett., 17 (2): 147-150 (2018)An Ultra-High Energy-Efficient Reconfigurable Processor for Deep Neural Networks with Binary/Ternary Weights in 28NM CMOS.S. Yin, P. Ouyang, J. Yang, T. Lu, X. Li, L. Liu, and S. Wei. VLSI Circuits, page 37-38. IEEE, (2018)A Novel Composite Method to Accelerate Control Flow on Reconfigurable Architecture (Abstract Only).J. Wang, L. Liu, J. Zhu, S. Yin, and S. Wei. FPGA, page 270. ACM, (2015)Data-Flow Graph Mapping Optimization for CGRA With Deep Reinforcement Learning.D. Liu, S. Yin, G. Luo, J. Shang, L. Liu, S. Wei, Y. Feng, and S. Zhou. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 38 (12): 2271-2283 (2019)

BibSonomy

Disambiguation of "Liu, Leibo"

copy delete add this publication to your clipboard
community post
history of this post
URL
DOI
BibTeX
EndNote
APA
Chicago
DIN 1505
Harvard
MSOffice XML

ReDCIM: Reconfigurable Digital Computing- In -Memory Processor With Unified FP/INT Pipeline for Cloud AI Acceleration.

Please choose a person to relate this publication to

Liu Liu

Liu Liu

Liu Liu

Thomas Leibohm

Yeshayahu Leibowitz

Other publications of authors with the same name

Disambiguation

BibSonomy

Disambiguation of "Liu, Leibo"

copydeleteadd this publication to your clipboardcommunity posthistory of this postURLDOIBibTeXEndNoteAPAChicagoDIN 1505HarvardMSOffice XML ReDCIM: Reconfigurable Digital Computing- In -Memory Processor With Unified FP/INT Pipeline for Cloud AI Acceleration.

Please choose a person to relate this publication to

Liu Liu

Liu Liu

Liu Liu

Thomas Leibohm

Yeshayahu Leibowitz

Other publications of authors with the same name

Disambiguation

copy delete add this publication to your clipboard
community post
history of this post
URL
DOI
BibTeX
EndNote
APA
Chicago
DIN 1505
Harvard
MSOffice XML

ReDCIM: Reconfigurable Digital Computing- In -Memory Processor With Unified FP/INT Pipeline for Cloud AI Acceleration.