( en | de | ru )

 

Disambiguation

From post

копироватьудалитьдобавить публикацию в буфер
ReDCIM: Reconfigurable Digital Computing- In -Memory Processor With Unified FP/INT Pipeline for Cloud AI Acceleration.

, , , , , , , , , и . IEEE J. Solid State Circuits, 58 (1): 243-255 (2023)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

Shouyi Zhang

Shouyi Zhang

Renfu Yin

Lu Yin

Li Yin

 

Другие публикации лиц с тем же именем

Towards Efficient Compact Network Training on Edge-Devices., , , и . ISVLSI, стр. 61-67. IEEE, (2019)A novel approach using a minimum cost maximum flow algorithm for fault-tolerant topology reconfiguration in NoC architectures., , , , , и . ASP-DAC, стр. 48-53. IEEE, (2015)An efficient VLSI architecture of speeded-up robust feature extraction for high resolution and high frame rate video., , , , , и . Sci. China Inf. Sci., 56 (7): 1-14 (2013)Reliability-aware mapping for various NoC topologies and routing algorithms under performance constraints., , , , , и . Sci. China Inf. Sci., 58 (8): 1-14 (2015)MapReduce inspired loop mapping for coarse-grained reconfigurable architecture., , , и . Sci. China Inf. Sci., 57 (12): 1-14 (2014)Breaking the Synchronization Bottleneck with Reconfigurable Transactional Execution., , , , и . IEEE Comput. Archit. Lett., 17 (2): 147-150 (2018)An Ultra-High Energy-Efficient Reconfigurable Processor for Deep Neural Networks with Binary/Ternary Weights in 28NM CMOS., , , , , , и . VLSI Circuits, стр. 37-38. IEEE, (2018)A Novel Composite Method to Accelerate Control Flow on Reconfigurable Architecture (Abstract Only)., , , , и . FPGA, стр. 270. ACM, (2015)Anole: A Highly Efficient Dynamically Reconfigurable Crypto-Processor for Symmetric-Key Algorithms., , , , , и . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 37 (12): 3081-3094 (2018)Stress-Aware Loops Mapping on CGRAs with Dynamic Multi-Map Reconfiguration., , , и . IEEE Trans. Parallel Distributed Syst., 29 (9): 2105-2120 (2018)