Article,

Snap-3D: A Constrained Placement-Driven Physical Design Methodology for High Performance 3-D ICs.

, , , , , , and .
IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 42 (7): 2331-2335 (July 2023)

Meta data

Tags

Users

  • @dblp

Comments and Reviews