Inproceedings,

DfT architecture and ATPG for Interconnect tests of JEDEC Wide-I/O memory-on-logic die stacks.

, , , , , , , , , and .
ITC, page 1-10. IEEE Computer Society, (2012)

Meta data

Tags

Users

  • @dblp

Comments and Reviews