Author of the publication

DfT architecture and ATPG for Interconnect tests of JEDEC Wide-I/O memory-on-logic die stacks.

, , , , , , , , , and . ITC, page 1-10. IEEE Computer Society, (2012)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Efficient observation-point insertion for diagnosability enhancement in digital circuits., , , and . ITC, page 1-10. IEEE, (2015)Advanced Reliability-Aware Verification for Robust Circuit Design., and . ASICON, page 1-4. IEEE, (2019)Large-scale machine learning based on functional networks for biomedical big data with high performance computing platforms., , , , , , , and . J. Comput. Sci., (2015)Design-for-diagnosis: Your safety net in catching design errors in known good dies in CoWoSTM/3D ICs., , , , and . VLSI-DAT, page 1-4. IEEE, (2014)Value creation in blockchain-driven supply chain finance., , , and . Inf. Manag., 59 (7): 103510 (2022)The Vulnerabilities Less Exploited: Cyberattacks on End-of-Life Satellites., and . SpaceSec, The Internet Society, (2023)An accurate and scalable MOSFET aging model for circuit simulation., , , , , and . ISQED, page 448-451. IEEE, (2011)Symbolic time-varying root-locus analysis for oscillator design., , , and . NEWCAS, page 165-168. IEEE, (2012)A size sensitivity method for interactive MOS circuit sizing., , , and . NEWCAS, page 169-172. IEEE, (2012)A New Flexible Algorithm for Random Yield Improvement., , , , , , , and . ISQED, page 795-800. IEEE Computer Society, (2007)