( en | de | ru )

 

Disambiguation of "Chung, Sung"

Author of the publication

copydeleteadd this publication to your clipboard
Embedded test control schemes for compression in SOCs.

, , and . DAC, page 679-684. ACM, (2002)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Ha-Sung Chung

Chin-Sung Dury Chung

Suk-Hee Sung

Man-tai Sung

Magdalena Sungu

 

Other publications of authors with the same name

A Power-Aware Branch Predictor by Accessing the BTB Selectively., , and . J. Comput. Sci. Technol., 20 (5): 607-614 (2005)An Innovative Instruction Cache for Embedded Processors., , and . Asia-Pacific Computer Systems Architecture Conference, volume 3740 of Lecture Notes in Computer Science, page 41-51. Springer, (2005)Fortune Teller.. SIGGRAPH Computer Animation Festival, page 215. ACM, (2004)Embedded test control schemes for compression in SOCs., , and . DAC, page 679-684. ACM, (2002)A Split L2 Data Cache for Scalable Cc-numa Multiprocessors., , and . Journal of Circuits, Systems, and Computers, 14 (3): 605-618 (2005)Is the Complicated ECC Array Necessary for Data Caches?, , , and . CDES, page 137-139. CSREA Press, (2007)Experimental determination of upper bound for transition path times in protein folding from single-molecule photon-by-photon trajectories, , and . Proceedings of the National Academy of Sciences, 106 (29): 11837--11844 (2009)An energy-efficient task scheduler for mobile web browsing., , and . ICCE, page 188-189. IEEE, (2017)Architecture/OS Support for Embedded Multi-core Systems., , and . Comput. J., 53 (8): 1134-1135 (2010)Performance and cache access time of SRAM-eDRAM hybrid caches considering wire delay., , and . ISQED, page 524-530. IEEE, (2013)