Author of the publication

A 0.32-128 TOPS, Scalable Multi-Chip-Module-Based Deep Neural Network Inference Accelerator With Ground-Referenced Signaling in 16 nm.

, , , , , , , , , , , , , , , , and . IEEE J. Solid State Circuits, 55 (4): 920-932 (2020)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Timeloop: A Systematic Approach to DNN Accelerator Evaluation., , , , , , , , , and . ISPASS, page 304-315. IEEE, (2019)Full Stack Optimization of Transformer Inference: a Survey., , , , , , , , , and 2 other author(s). CoRR, (2023)Assisting High-Level Synthesis Improve SpMV Benchmark Through Dynamic Dependence Analysis., , , , and . IEEE Trans. Circuits Syst. II Express Briefs, 65-II (10): 1440-1444 (2018)DiffuseLoco: Real-Time Legged Locomotion Control with Diffusion from Offline Datasets., , , , , , , and . CoRR, (2024)DOSA: Differentiable Model-Based One-Loop Search for DNN Accelerators., , , , and . MICRO, page 209-224. ACM, (2023)NeuroVectorizer: End-to-End Vectorization with Deep Reinforcement Learning., , , , , and . CoRR, (2019)Chipyard: Integrated Design, Simulation, and Implementation Framework for Custom SoCs., , , , , , , , , and 7 other author(s). IEEE Micro, 40 (4): 10-21 (2020)Code Transpilation for Hardware Accelerators., , , , , and . CoRR, (2023)Learning A Continuous and Reconstructible Latent Space for Hardware Accelerator Design., , , , and . ISPASS, page 277-287. IEEE, (2022)Gemmini: Enabling Systematic Deep-Learning Architecture Evaluation via Full-Stack Integration., , , , , , , , , and 9 other author(s). DAC, page 769-774. IEEE, (2021)