( en | de | ru )

 

Disambiguation of "Choi, Kiyoung"

Author of the publication

copydeleteadd this publication to your clipboard
An integrated hardware-software cosimulation environment with automated interface generation.

, , , and . RSP, page 66-71. IEEE Computer Society, (1996)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Andreas Choi

Bongkyung Choi

Jinsub Choi

Carmen Choi

Chiwon Choi

 

Other publications of authors with the same name

Binary acceleration using coarse-grained reconfigurable architecture., , and . SIGARCH Comput. Archit. News, 38 (4): 33-39 (2010)Optimal mapping of program overlays onto many-core platforms with limited memory capacity., , and . Des. Autom. Embed. Syst., 21 (3-4): 173-194 (2017)Memory and architecture exploration with thread shifting for multithreaded processors in embedded systems., and . CASES, page 230-237. ACM, (2004)Entry control in network-on-chip for memory power reduction., , and . ISLPED, page 171-176. ACM, (2008)Exploiting Early Partial Reconfiguration of Run-Time Reconfigurable FPGAs in Embedded Systems Design., , and . FPGA, page 247. ACM, (1999)Critical-path-aware high-level synthesis with distributed controller for fast timing closure., and . ACM Trans. Design Autom. Electr. Syst., 19 (2): 16:1-16:29 (2014)Coarse-grained reconfigurable architecture for multiple application domains: a case study., , , , , , and . ICHIT, volume 321 of ACM International Conference Proceeding Series, page 546-553. ACM, (2009)A new stochastic mutiplier for deep neural networks., , and . ISOCC, page 46-47. IEEE, (2017)Energy Efficient Analog Synapse/Neuron Circuit for Binarized Neural Networks., , and . ISOCC, page 271-272. IEEE, (2018)Message from the general chairs., and . VLSI-SoC, page VIII. IEEE, (2015)