Author of the publication

An Unconstrained Architecture for High-Order Sigma Delta Force-Feedback Inertial Sensors.

, , and . ISCAS, page 3063-3066. IEEE, (2007)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Quadrature mismatch shaping with a complex, tree structured DAC., , , and . ISCAS, IEEE, (2006)Quadrature Mismatch Shaping Techniques for Fully Differential Circuits., , and . ISCAS, page 3614-3617. IEEE, (2007)Mismatch Insensitive Double-Sampling Quadrature Bandpass SigmaDelta Modulation., , and . IEEE Trans. Circuits Syst. I Regul. Pap., 54-I (12): 2599-2607 (2007)Redundant signed digit coding in binary weighted DACs., , and . ICECS, page 862-865. IEEE, (2008)Design of double-sampling ΣΔ modulation A/D converters with bilinear integrators., , and . IEEE Trans. Circuits Syst. I Regul. Pap., 52-I (4): 715-722 (2005)A 250-kHz 94-dB double-sampling ΣΔ modulation A/D converter with a modified noise transfer function., , and . IEEE J. Solid State Circuits, 38 (10): 1657-1662 (2003)A 13.5-b 1.2-V micropower extended counting A/D converter., , and . IEEE J. Solid State Circuits, 36 (2): 176-183 (2001)An Unconstrained Architecture for High-Order Sigma Delta Force-Feedback Inertial Sensors., , and . ISCAS, page 3063-3066. IEEE, (2007)An On-Line Calibration Technique for Mismatch Errors in High-Speed DACs., , , and . IEEE Trans. Circuits Syst. I Regul. Pap., 55-I (7): 1873-1883 (2008)Systematic design of double-sampling Sigma Delta ADC's with modified NTF., , , and . ISCAS (1), page 401-404. IEEE, (2004)