Author of the publication

A 48 fJ/CS, 74 dB SNDR, 87 dB SFDR, 85 dB THD, 30 MS/s pipelined ADC using hybrid dynamic amplifier.

, , , , and . VLSIC, page 1-2. IEEE, (2014)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

No persons found for author name Venkatram, Hariprasath
add a person with the name Venkatram, Hariprasath
 

Other publications of authors with the same name

Detection and Correction Methods for Single Event Effects in Analog to Digital Converters., , , and . IEEE Trans. Circuits Syst. I Regul. Pap., 60-I (12): 3163-3172 (2013)A Time-Based Pipelined ADC Using Both Voltage and Time Domain Information., , and . IEEE J. Solid State Circuits, 49 (4): 961-971 (2014)Parallel gain enhancement technique for switched-capacitor circuits., , , , , , and . CICC, page 1-4. IEEE, (2013)Blind background calibration of harmonic distortion based on selective sampling., , , , and . CICC, page 1-4. IEEE, (2013)Blind Calibration Algorithm for Nonlinearity Correction Based on Selective Sampling., , , , and . IEEE J. Solid State Circuits, 49 (8): 1715-1724 (2014)A 10b Ternary SAR ADC with decision time quantization based redundancy., , , , and . A-SSCC, page 65-68. IEEE, (2011)A 62mW stereo class-G headphone driver with 108dB dynamic range and 600µA/channel quiescent current., , , , , and . ISSCC, page 182-183. IEEE, (2013)Asynchronous CLS for Zero Crossing based Circuits., , and . ICECS, page 1025-1028. IEEE, (2010)Enhanced SAR ADC energy efficiency from the early reset merged capacitor switching algorithm., , , and . ISCAS, page 2361-2364. IEEE, (2012)A 10-b Ternary SAR ADC With Quantization Time Information Utilization., , , , and . IEEE J. Solid State Circuits, 47 (11): 2604-2613 (2012)