Author of the publication

Blind Calibration Algorithm for Nonlinearity Correction Based on Selective Sampling.

, , , , and . IEEE J. Solid State Circuits, 49 (8): 1715-1724 (2014)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

A 1.6Gbps Digital Clock and Data Recovery Circuit., , , and . CICC, page 603-606. IEEE, (2006)A 1V 10b 30MSPS Switched-RC Pipelined ADC., , , and . CICC, page 325-328. IEEE, (2007)A 10b Ternary SAR ADC with decision time quantization based redundancy., , , , and . A-SSCC, page 65-68. IEEE, (2011)Session 28 overview: Hybrid ADCs., , and . ISSCC, page 464-465. IEEE, (2017)Precise area-controlled return-to-zero current steering DAC with reduced sensitivity to clock jitter., and . ISCAS, page 297-300. IEEE, (2010)Mixed-Order Sturdy MASH Delta-Sigma Modulator., , , and . ISCAS, page 257-260. IEEE, (2007)A tunable duty-cycle-controlled switched-R-MOSFET-C CMOS filter for low-voltage and high-linearity applications., , , and . ISCAS (1), page 433-436. IEEE, (2004)Passive Compensation for Improved Settling and Large Signal Stabilization of Ring Amplifiers., , , , , , , and . ISCAS, page 1-5. IEEE, (2018)An Over-60dB True Rail-to-Rail Performance Using Correlated Level Shifting and an Opamp with 30dB Loop Gain., and . ISSCC, page 540-541. IEEE, (2008)A 31.3fJ/conversion-step 70.4dB SNDR 30MS/s 1.2V two-step pipelined ADC in 0.13μm CMOS., , and . ISSCC, page 474-476. IEEE, (2012)