Author of the publication

Gigahertz SiGe BiCMOS FPGAs with new architectures and novel power management schemes.

, , , , , , , and . FPT, page 182-188. IEEE, (2002)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

On-chip dynamic programming networks using 3D-TSV integration., , , , , , and . ICSAMOS, page 318-325. IEEE, (2011)Gigahertz FPGA by SiGe BiCMOS Technology for Low Power, High Speed Computing with 3-D Memory., , , , , , , , , and . FPL, volume 2778 of Lecture Notes in Computer Science, page 11-20. Springer, (2003)3D direct vertical interconnect microprocessors test vehicle., , , , , and . ACM Great Lakes Symposium on VLSI, page 141-146. ACM, (2003)A scalable 2 V, 20 GHz FPGA using SiGe HBT BiCMOS technology., , , , , and . FPGA, page 145-153. ACM, (2003)The 10GHz 4: 1 MUX and 1: 4 DEMUX implemented via the gigahertz SiGe FPGA., , , , , , , , and . ACM Great Lakes Symposium on VLSI, page 141-144. ACM, (2004)A four-bit full adder implemented on fast SiGe FPGAs with novel power control scheme., , , , , , , , and . FPGA, page 248. ACM, (2003)Triple-rail MOS current mode logic for high-speed self-timed pipeline applications., , , , , and . ISCAS, IEEE, (2006)Gigahertz SiGe BiCMOS FPGAs with new architectures and novel power management schemes., , , , , , , and . FPT, page 182-188. IEEE, (2002)The gigahertz FPGA: design consideration and applications., , , , , , , , , and . FPGA, page 248. ACM, (2004)Dynamic Block Size Adjustment and Workload Balancing Strategy Based on CPU-GPU Heterogeneous Platform., , , and . ISPA/BDCloud/SocialCom/SustainCom, page 999-1006. IEEE, (2019)