( en | de | ru )

 

Disambiguation

From post

копироватьудалитьдобавить публикацию в буфер
Characterizing embedded applications for instruction-set extensible processors.

, и . DAC, стр. 723-728. ACM, (2004)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

Tulika Dhar

Thomas Mitra

Uwe Mitransky

Mitra Westermann

Mitra Pourmansour

 

Другие публикации лиц с тем же именем

Efficient custom instructions generation for system-level design., , и . FPT, стр. 445-448. IEEE, (2010)Exploiting forwarding to improve data bandwidth of instruction-set extensions., , и . DAC, стр. 43-48. ACM, (2006)Efficient detection and exploitation of infeasible paths for software timing analysis., , , и . DAC, стр. 358-363. ACM, (2006)Characterizing embedded applications for instruction-set extensible processors., и . DAC, стр. 723-728. ACM, (2004)An efficient framework for dynamic reconfiguration of instruction-set customization., , и . CASES, стр. 135-144. ACM, (2007)Integrated instruction cache analysis and locking in multitasking real-time systems., , и . DAC, стр. 147:1-147:10. ACM, (2013)Cache modeling in probabilistic execution time analysis., и . DAC, стр. 319-324. ACM, (2008)A Framework to Model Branch Prediction for WCET Analysis, и . (июня 2002)Short version of: A Framework to Model Branch Prediction for WCET Analysis, Tulika Mitra, Abhik Roychoudhury, 2nd Workshop on Worst Case Execution Time Analysis (WCET), Austria, June 2002. Also available as NUS Technical Report 11-01. One of Author's homepage: http://www.comp.nus.edu.sg/~abhik/.IsoRAN: Isolation and Scaling for 5G RANvia User-Level Data Plane Virtualization., , и . CoRR, (2020)Static analysis for fast and accurate design space exploration of caches., и . CODES+ISSS, стр. 103-108. ACM, (2008)