( en | de | ru )

 

Disambiguation of "Tagliavini, Giuseppe"

Author of the publication

copydeleteadd this publication to your clipboard
Optimizing Self-Organizing Maps for Bacterial Genome Identification on Parallel Ultra-Low-Power Platforms.

, , , , and . ICECS, page 1-8. IEEE, (2023)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Giuseppe Tagliavini

Giuseppe Olivato

Giuseppe Veltri

Giuseppe Valenza

Giuseppe Bosco

 

Other publications of authors with the same name

Source Code Classification for Energy Efficiency in Parallel Ultra Low-Power Microcontrollers., , , , and . CoRR, (2020)End-to-End DNN Inference on a Massively Parallel Analog In Memory Computing Architecture., , , , , , and . DATE, page 1-6. IEEE, (2023)Source Code Classification for Energy Efficiency in Parallel Ultra Low-Power Microcontrollers., , , , and . DATE, page 878-883. IEEE, (2021)Optimizing Self-Organizing Maps for Bacterial Genome Identification on Parallel Ultra-Low-Power Platforms., , , , and . ICECS, page 1-8. IEEE, (2023)TransLib: A Library to Explore Transprecision Floating-Point Arithmetic on Multi-Core IoT End-Nodes., , , and . DATE, page 1-2. IEEE, (2023)4.4 A 1.3TOPS/W @ 32GOPS Fully Integrated 10-Core SoC for IoT End-Nodes with 1.7μW Cognitive Wake-Up From MRAM-Based State-Retentive Sleep Mode., , , , , , , , , and 2 other author(s). ISSCC, page 60-62. IEEE, (2021)RUST-Encoded Stream Ciphers on a RISC-V Parallel Ultra-Low-Power Processor (Invited Paper)., , , , , and . PARMA-DITAM, volume 107 of OASIcs, page 3:1-3:12. Schloss Dagstuhl - Leibniz-Zentrum für Informatik, (2023)Enabling mixed-precision quantized neural networks in extreme-edge devices., , , , and . CF, page 217-220. ACM, (2020)The transprecision computing paradigm: Concept, design, and applications., , , , , , , , , and . DATE, page 1105-1110. IEEE, (2018)Energy-Efficient Hardware-Accelerated Synchronization for Shared-L1-Memory Multiprocessor Clusters., , , , , and . CoRR, (2020)