Author of the publication

SLMLET: A RISC-V Processor SoC with Tightly-Coupled Area-Efficient eFPGA Blocks.

, , , , , and . COOL CHIPS, page 1-6. IEEE, (2024)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

No persons found for author name Okuhara, Hayate
add a person with the name Okuhara, Hayate
 

Other publications of authors with the same name

A 0.5GHz 0.35mW LDO-Powered Constant-Slope Phase Interpolator With 0.22% INL., , , , and . IEEE Trans. Circuits Syst. II Express Briefs, 68 (1): 156-160 (2021)7MOPS/lemon-battery image processing demonstration with an ultra-low power reconfigurable accelerator CMA-SOTB-2., , , and . FPL, page 1. IEEE, (2015)Body Bias Control on a CGRA based on Convex Optimization., , , and . COOL CHIPS, page 1-3. IEEE, (2022)Multi-objective Optimization for Application Mapping and Body Bias Control on a CGRA., , , , and . MCSoC, page 143-150. IEEE Computer Society, (2017)Real Chip Evaluation of a Low Power CGRA with Optimized Application Mapping., , , , , and . HEART, page 13:1-13:6. ACM, (2018)Flexible Software-Defined Packet Processing Using Low-Area Hardware., , , , , and . IEEE Access, (2020)A leakage current monitor circuit using silicon on thin BOX MOSFET for dynamic back gate bias control., , and . COOL Chips, page 1-3. IEEE Computer Society, (2015)Body bias control for renewable energy source with a high inner resistance., , and . COOL Chips, page 1-3. IEEE Computer Society, (2017)Body bias optimization for variable pipelined CGRA., , , , and . FPL, page 1-4. IEEE, (2017)A Preliminary Evaluation of Building Block Computing Systems., , , , , , , and . MCSoC, page 312-319. IEEE, (2019)