( en | de | ru )

 

Disambiguation of "Bajwa, Raminder Singh"

Author of the publication

copydeleteadd this publication to your clipboard
Stage-skip pipeline: a low power processor architecture using a decoded instruction buffer.

, , , , , , , and . ISLPED, page 353-358. IEEE, (1996)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Raminder Singh

Raminder Singh

Sikander Singh

Arunoday Singh

Aditi Singh

 

Other publications of authors with the same name

A SIMD solution to the sequence comparison problem on the MGAP., , , and . ASAP, page 336-345. IEEE, (1994)Reducing the number of counters needed for integer multiplication., , and . IEEE Symposium on Computer Arithmetic, page 38-41. IEEE Computer Society, (1995)A Massively Parallel, Micro-Grained VLSI Architecture., , and . VLSI Design, page 250-255. IEEE Computer Society, (1993)Rapid prototyping with programmable control paths., , , and . ASAP, page 69-74. IEEE, (1994)Simultaneous speech segmentation and phoneme recognition using dynamic programming., , and . ICASSP, page 3213-3216. IEEE Computer Society, (1996)The MGAP's programming environment and the *C++ language., , and . ASAP, page 121-124. IEEE Computer Society, (1995)A unified approach in the analysis of latches and flip-flops for low-power systems., , and . ISLPED, page 227-232. ACM, (1998)Architecture-level power estimation and design experiments., , and . ACM Trans. Design Autom. Electr. Syst., 6 (1): 50-66 (2001)Comparative analysis of latches and flip-flops for high-performance systems., , and . ICCD, page 264-269. IEEE Computer Society, (1998)Validation of an Architectural Level Power Analysis Technique., , , and . DAC, page 242-245. ACM Press, (1998)