Author of the publication

A co-design methodology for scalable quantum processors and their classical electronic interface.

, , , , and . DATE, page 573-576. IEEE, (2018)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Sub-picowatt retention mode TFET memory for CMOS sensor processing nodes., , , , and . IWASI, page 266-270. IEEE, (2015)Modeling the impact of heavy ion on FDSOI NanoCMOS., , and . LASCAS, page 1-4. IEEE, (2015)A Vector Hardware Accelerator with Circuit Simulation Emphasis., , , , , , , , and . DAC, page 89-94. IEEE Computer Society Press / ACM, (1987)TFET NDR skewed inverter based sensing method., , , , , and . NANOARCH, page 13-14. ACM, (2016)Cryo-CMOS Circuits and Systems for Quantum Computing Applications., , , , , , , , , and 1 other author(s). IEEE J. Solid State Circuits, 53 (1): 309-321 (2018)Design and optimization of a Vibrational MEMS-Based Energy Harvester., , , , and . PRIME, page 209-212. IEEE, (2022)Experimental 5G New Radio integration with VLC., , , , , and . ICECS, page 61-64. IEEE, (2018)Cryo-CMOS for Analog/Mixed-Signal Circuits and Systems., , , , , , , , , and . CICC, page 1-8. IEEE, (2020)Benefits and Challenges of Designing Cryogenic CMOS RF Circuits for Quantum Computers., , , , , , , , , and 1 other author(s). ISCAS, page 1-5. IEEE, (2019)The Synergy SPICE - Compact Models.. ESSDERC, page 182-185. IEEE, (2019)