From post

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

 

Другие публикации лиц с тем же именем

A Time-Domain SAR Smart Temperature Sensor With Curvature Compensation and a 3σ Inaccuracy of -0.4°C ∼ +0.6°C Over a 0°C to 90°C Range., , , , и . IEEE J. Solid State Circuits, 45 (3): 600-609 (2010)A 10-bit 1026-Channel Column Driver IC With Partially Segmented Piecewise Linear Digital-to-Analog Converters for UHD TFT-LCDs With One Billion Color Display., , , , , , , , , и . IEEE J. Solid State Circuits, 54 (10): 2703-2716 (2019)Editorial., , , , , , , , , и 35 other автор(ы). IEEE Trans. Very Large Scale Integr. Syst., 25 (1): 1-20 (2017)A multi-channel high precision current matching LED Driver for intelligent dimming., , , , и . ISPACS, стр. 174-177. IEEE, (2015)A cyclic CMOS time-to-digital converter with deep sub-nanosecond resolution., и . CICC, стр. 605-608. IEEE, (1999)A high-resolution and fast-conversion time-to-digital converter., , и . ISCAS (1), стр. 37-40. IEEE, (2003)A wide-range and fast-locking clock synthesizer IP based on delay-locked loop., , и . ISCAS (1), стр. 785-788. IEEE, (2004)A monolithic vernier-based time-to-digital converter with dual PLLs for self-calibration., , и . CICC, стр. 321-324. IEEE, (2005)A 216 × 216 Global-Shutter CMOS Image Sensor With Embedded Analog Memory and Automatic Exposure Control for Under-Display Optical Fingerprint Sensing Applications., , , , , , и . IEEE Trans. Circuits Syst. I Regul. Pap., 70 (3): 1189-1201 (марта 2023)A 2.5-ps Bin Size and 6.7-ps Resolution FPGA Time-to-Digital Converter Based on Delay Wrapping and Averaging., , , , и . IEEE Trans. Very Large Scale Integr. Syst., 25 (1): 114-124 (2017)