Author of the publication

A yield-enhanced global optimization methodology for analog circuit based on extreme value theory.

, , , , , and . Sci. China Inf. Sci., 59 (8): 082401:1-082401:16 (2016)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Radiation-hardened 14T SRAM cell by polar design for space applications., , , , , , , , , and . IEICE Electron. Express, 20 (13): 20230083 (2023)A Timing-Shared Adaptive Sensing Methodology for Low-Voltage SRAM., , , , , , , , and . ISCAS, page 1-5. IEEE, (2024)SRAM-Based Digital CIM Macro for Linear Interpolation and MAC., , , , , and . ISCAS, page 1-5. IEEE, (2024)Design of radiation-hardened memory cell by polar design for space applications., , , , , , , , , and 2 other author(s). Microelectron. J., (February 2023)Flip Point Offset-Compensation Sense Amplifier With Sensing-Margin-Enhancement for Dynamic Random-Access Memory., , , , , , , , , and 1 other author(s). IEEE Trans. Circuits Syst. II Express Briefs, 71 (4): 1759-1763 (April 2024)First Foundry Platform Demonstration of Hybrid Tunnel FET and MOSFET Circuits Based on a Novel Laminated Well Isolation Technology., , , , , , , , , and 8 other author(s). ESSDERC, page 13-16. IEEE, (2023)Low-Cost and Highly Robust Quadruple Node Upset Tolerant Latch Design., , , , , , , , , and 3 other author(s). IEEE Trans. Very Large Scale Integr. Syst., 32 (5): 883-896 (May 2024)A Compact Equivalent Circuit Model of HVLDMOS and Application in HIVC Design., , , and . APCCAS, page 1465-1468. IEEE, (2006)14.2 A 65nm 24.7µJ/Frame 12.3mW Activation-Similarity-Aware Convolutional Neural Network Video Processor Using Hybrid Precision, Inter-Frame Data Reuse and Mixed-Bit-Width Difference-Frame Data Codec., , , , , , , , , and . ISSCC, page 232-234. IEEE, (2020)A Fully Digital SRAM-Based Four-Layer In-Memory Computing Unit Achieving Multiplication Operations and Results Store., , , , , , , , , and 5 other author(s). IEEE Trans. Very Large Scale Integr. Syst., 31 (6): 776-788 (June 2023)