From post

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

 

Другие публикации лиц с тем же именем

A Timing-Shared Adaptive Sensing Methodology for Low-Voltage SRAM., , , , , , , , и . ISCAS, стр. 1-5. IEEE, (2024)Design of radiation-hardened memory cell by polar design for space applications., , , , , , , , , и 2 other автор(ы). Microelectron. J., (февраля 2023)Radiation-hardened 14T SRAM cell by polar design for space applications., , , , , , , , , и . IEICE Electron. Express, 20 (13): 20230083 (2023)SRAM-Based Digital CIM Macro for Linear Interpolation and MAC., , , , , и . ISCAS, стр. 1-5. IEEE, (2024)Timing Optimization Model and PVT Tracked Scheme for STT-MRAM Voltage-Mode Sense., , , , , , , , , и . IEEE Trans. Circuits Syst. I Regul. Pap., 71 (9): 4019-4031 (сентября 2024)An 8b-Precison 16-Kb FDSOI 8T SRAM CIM macro based on time-domain for energy-efficient edge AI devices., , , , , , , , и . Microelectron. J., (2024)A Compact Equivalent Circuit Model of HVLDMOS and Application in HIVC Design., , , и . APCCAS, стр. 1465-1468. IEEE, (2006)14.2 A 65nm 24.7µJ/Frame 12.3mW Activation-Similarity-Aware Convolutional Neural Network Video Processor Using Hybrid Precision, Inter-Frame Data Reuse and Mixed-Bit-Width Difference-Frame Data Codec., , , , , , , , , и . ISSCC, стр. 232-234. IEEE, (2020)A Fully Digital SRAM-Based Four-Layer In-Memory Computing Unit Achieving Multiplication Operations and Results Store., , , , , , , , , и 5 other автор(ы). IEEE Trans. Very Large Scale Integr. Syst., 31 (6): 776-788 (июня 2023)Physical mechanism study of N-well doping effects on the single-event transient characteristic of PMOS., , , и . IEICE Electron. Express, 16 (17): 20190407 (2019)