Author of the publication

User-perceived latency driven voltage scaling for interactive applications.

, , and . DAC, page 624-627. ACM, (2005)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

QLib: Quantum module library., , and . JETC, 11 (1): 7:1-7:20 (2014)Design space exploration of FinFET cache., and . JETC, 9 (3): 20:1-20:16 (2013)Design space exploration and data memory architecture design for a hybrid nano/CMOS dynamically reconfigurable architecture., , and . JETC, 5 (4): 17:1-17:27 (2009)Detection of multiple input bridging and stuck-on faults in CMOS logic circuits using current monitoring., and . EURO-DAC, page 350-354. IEEE Computer Society, (1990)Automatic Test Generation for Combinational Threshold Logic Networks., , and . IEEE Trans. Very Large Scale Integr. Syst., 16 (8): 1035-1045 (2008)Using a Device State Library to Boost the Performance of TCAD Mixed-Mode Simulation., and . IEEE Trans. Very Large Scale Integr. Syst., 25 (9): 2616-2624 (2017)Editorial.. IEEE Trans. Very Large Scale Integr. Syst., 15 (3): 249-261 (2007)TAO: regular expression-based register-transfer level testability analysis and optimization., , and . IEEE Trans. Very Large Scale Integr. Syst., 9 (6): 824-832 (2001)FinPrin: FinFET Logic Circuit Analysis and Optimization Under PVT Variations., and . IEEE Trans. Very Large Scale Integr. Syst., 22 (12): 2462-2475 (2014)FTQLS: Fault-Tolerant Quantum Logic Synthesis., , and . IEEE Trans. Very Large Scale Integr. Syst., 22 (6): 1350-1363 (2014)