( en | de | ru )

 

Disambiguation of "Zgheib, Grace"

Author of the publication

copydeleteadd this publication to your clipboard
Reducing the pressure on routing resources of FPGAs with generic logic chains.

, , , and . FPGA, page 237-246. ACM, (2011)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Paul Grace

Delia Grace

Grace Alten

Grace Eden

Grace Dajoh

 

Other publications of authors with the same name

Architectural Enhancements in Intel® Agilex™ FPGAs., , , , , , , and . FPGA, page 140-149. ACM, (2020)Finding a Needle in the Haystack of Hardened Interconnect Patterns., , and . FPL, page 31-37. IEEE, (2019)Reducing the pressure on routing resources of FPGAs with generic logic chains., , , and . FPGA, page 237-246. ACM, (2011)NAND-NOR: A Compact, Fast, and Delay Balanced FPGA Logic Element., , , , , , , , and . FPGA, page 135-140. ACM, (2017)Straight to the Point: Intra- and Intercluster LUT Connections to Mitigate the Delay of Programmable Routing., , and . FPGA, page 150-160. ACM, (2020)Improved carry chain mapping for the VTR flow., , , , , and . FPT, page 80-87. IEEE, (2015)Clock Skew Scheduling: Avoiding the Runtime Cost of Mixed-Integer Linear Programming., , and . FPL, page 327-333. IEEE, (2021)Automatic wire modeling to explore novel FPGA architectures., and . FPT, page 181-184. IEEE, (2016)A technology mapper for depth-constrained FPGA logic cells., , , , , , , and . FPL, page 1-8. IEEE, (2015)Evaluating FPGA clusters under wide ranges of design parameters., and . FPL, page 1-8. IEEE, (2017)