( en | de | ru )

 

Disambiguation

From post

копироватьудалитьдобавить публикацию в буфер
An optimization algorithm for simultaneous routing and buffer insertion with delay-power constraints in VLSI layout design.

, , и . ISQED, стр. 357-364. IEEE, (2014)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

Husin Ganis

Ahmad Kamal Nasir

Mohammed Nasir

Maha Shaikh

Nasir Salhani

 

Другие публикации лиц с тем же именем

FPGA-Based Real-Time Moving Target Detection System for Unmanned Aerial Vehicle Application., , , и . Int. J. Reconfigurable Comput., (2016)Sleep Apnea Event Detection System Based on Heart Rate Variability Analysis., , , и . DaEng, том 520 из Lecture Notes in Electrical Engineering, стр. 629-637. Springer, (2015)CNTFET based Voltage Mode MISO Active only Biquadratic Filter for Multi-GHz Frequency Applications., , , и . Circuits Syst. Signal Process., 40 (10): 4721-4740 (2021)Network Partitioning Domain Knowledge Multiobjective Application Mapping for Large-Scale Network-on-Chip., , , и . Appl. Comput. Intell. Soft Comput., (2014)Hardware transactional memory on multi-processor FPGA platform., , , , и . ISCAS, стр. 2744-2747. IEEE, (2014)Feasible transition path generation for EFSM-based system testing., , , , и . ISCAS, стр. 1724-1727. IEEE, (2013)Interleaved Incremental/Decremental Support Vector Machine for Embedded System., , и . ISCAS, стр. 1-5. IEEE, (2019)Implementation of Recurrent Neural Network Algorithm for Shortest Path Calculation in Network Routing., , и . ISPAN, стр. 355-360. IEEE Computer Society, (2002)An optimization algorithm for simultaneous routing and buffer insertion with delay-power constraints in VLSI layout design., , и . ISQED, стр. 357-364. IEEE, (2014)Low cost pipelined FPGA architecture of Harris Corner Detector for real-time applications., , и . ICDIM, стр. 164-168. IEEE, (2015)