( en | de | ru )

 

Disambiguation

From post

копироватьудалитьдобавить публикацию в буфер
Reinforcement Learning based Multi-Attribute Slice Admission Control for Next-Generation Networks in a Dynamic Pricing Environment.

, , , , и . VTC Spring, стр. 1-5. IEEE, (2022)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

Sandip Agarwala

Arijit Kundu

Sandip Murarka

Sandip Roy

Sudip Kundu

 

Другие публикации лиц с тем же именем

Test Challenges in Nanometer Technologies., , , и . J. Electron. Test., 17 (3-4): 209-218 (2001)Preventing integrated circuit piracy via custom encoding of hardware instruction set., , и . ISQED, стр. 234-241. IEEE, (2016)A system-level solution for managing spatial temperature gradients in thinned 3D ICs., , , и . ISQED, стр. 88-95. IEEE, (2013)A study on impact of aggressor de-rating in the context of multiple crosstalk effects in circuits., , и . ACM Great Lakes Symposium on VLSI, стр. 529-534. ACM, (2009)A Highly-Efficient Error Detection Technique for General Matrix Multiplication using Tiled Processing on SIMD Architecture., , , , и . ICCD, стр. 529-536. IEEE, (2022)A Software Approach Towards Defeating Power Management Side Channel Leakage., и . IOLTS, стр. 1-7. IEEE, (2022)A Neural Network-Based Approach to Dynamic Core Morphing for AMPs., и . iSES, стр. 4-9. IEEE, (2023)Remote Device Management via Smart Contracts., и . IEEE Trans. Consumer Electron., 68 (1): 38-46 (2022)Abstraction-Guided Simulation Using Markov Analysis for Functional Verification., , , , , и . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 35 (2): 285-297 (2016)Hardware/Software Codesign Architecture for Online Testing in Chip Multiprocessors., и . IEEE Trans. Dependable Secur. Comput., 8 (5): 714-727 (2011)