Author of the publication

Efficient Targeted Bit-Flip Attack Against the Local Binary Pattern Network.

, and . HOST, page 89-92. IEEE, (2022)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Synthesis of normally-off boolean circuits: An evolutionary optimization approach utilizing spintronic devices., , and . ISQED, page 49-54. IEEE, (2018)SHIELDeNN: Online Accelerated Framework for Fault-Tolerant Deep Neural Network Architectures., , , , , and . DAC, page 1-6. IEEE, (2020)Design and Verification of New n-Bit Quantum-Dot Synchronous Counters Using Majority Function-Based JK Flip-Flops., , , , and . J. Circuits Syst. Comput., 24 (10): 1550153:1-1550153:17 (2015)DIAC: Design Exploration of Intermittent-Aware Computing Realizing Batteryless Systems., , and . CoRR, (2023)Enabling Efficient Training of Convolutional Neural Networks for Histopathology Images., , and . ICIAP Workshops (1), volume 13373 of Lecture Notes in Computer Science, page 533-544. Springer, (2022)Efficient Targeted Bit-Flip Attack Against the Local Binary Pattern Network., and . HOST, page 89-92. IEEE, (2022)Deep Mapper: A Multi-Channel Single-Cycle Near-Sensor DNN Accelerator., , , , , , and . ICRC, page 1-5. IEEE, (2023)Scalable Adaptive Spintronic Reconfigurable Logic Using Area-Matched MTJ Design., , , and . IEEE Trans. Circuits Syst. II Express Briefs, 63-II (7): 678-682 (2016)Voltage-Based Concatenatable Full Adder Using Spin Hall Effect Switching., , , and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 36 (12): 2134-2138 (2017)EnCoDe: Enhancing Compressed Deep Learning Models Through Feature - - - Distillation and Informative Sample Selection., , and . ICMLA, page 633-638. IEEE, (2023)