( en | de | ru )

 

Disambiguation

From post

копироватьудалитьдобавить публикацию в буфер
Mainstream vs. Emerging HPC: Metrics, Trade-Offs and Lessons Learned.

, , , , , , , , , , и . SBAC-PAD, стр. 250-257. IEEE, (2018)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

Katarina Radulovic

Marco Milan

Gabriele Milanovic

Alessandra Milandri

Thomas L Milani

 

Другие публикации лиц с тем же именем

Multilevel simulation-based co-design of next generation HPC microprocessors., , , , , , , , , и 10 other автор(ы). PMBS, стр. 18-29. IEEE, (2021)Large-Memory Nodes for Energy Efficient High-Performance Computing., , , , , , , и . MEMSYS, стр. 3-9. ACM, (2016)Memory bandwidth and latency in HPC: system requirements and performance impact.. Polytechnic University of Catalonia, Spain, (2019)Industrial Single Board Computer based on OMAP5 processor., , , и . MECO, стр. 84-87. IEEE, (2013)Another Trip to the Wall: How Much Will Stacked DRAM Benefit HPC?, , , , , , и . MEMSYS, стр. 31-36. ACM, (2015)Main memory latency simulation: the missing link., , , , , и . MEMSYS, стр. 107-116. ACM, (2018)Mainstream vs. Emerging HPC: Metrics, Trade-Offs and Lessons Learned., , , , , , , , , и 1 other автор(ы). SBAC-PAD, стр. 250-257. IEEE, (2018)Main Memory in HPC: Do We Need More or Could We Live with Less?, , , , , , , , и . ACM Trans. Archit. Code Optim., 14 (1): 3:1-3:26 (2017)Performance Impact of a Slower Main Memory: A case study of STT-MRAM in HPC., , , , , , и . MEMSYS, стр. 40-49. ACM, (2016)HPC Benchmarking: Scaling Right and Looking Beyond the Average., , , , и . Euro-Par, том 11014 из Lecture Notes in Computer Science, стр. 135-146. Springer, (2018)