Author of the publication

A Digitally Enhanced Dynamically Reconfigurable Analog Platform for Low-Power Signal Processing.

, , , and . IEEE J. Solid State Circuits, 47 (9): 2174-2184 (2012)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Adaptive semi-greedy search for multidimensional track assignment., , and . FUSION, page 409-415. IEEE, (2016)Identifying Agile Waveforms with Neural Networks., , and . FUSION, page 745-752. IEEE, (2018)A mixed-mode FPAA SoC for analog-enhanced signal processing., , , and . CICC, page 1-4. IEEE, (2012)Neuromorphic hardware for rapid sparse coding., and . BioCAS, page 396-399. IEEE, (2012)Distributed Swarm Navigation with Factored Filters., and . FUSION, page 1-8. IEEE, (2023)Configurable analog hardware for neuromorphic Bayesian inference and least-squares solutions.. Georgia Institute of Technology, Atlanta, GA, USA, (2013)base-search.net (ftgeorgiatech:oai:smartech.gatech.edu:1853/51719).Mismatch Characterization and Calibration for Accurate and Automated Analog Design., and . IEEE Trans. Circuits Syst. I Regul. Pap., 60-I (3): 548-556 (2013)Low Power Sparse Approximation on Reconfigurable Analog Hardware., , , and . IEEE J. Emerg. Sel. Topics Circuits Syst., 2 (3): 530-541 (2012)A Digitally Enhanced Dynamically Reconfigurable Analog Platform for Low-Power Signal Processing., , , and . IEEE J. Solid State Circuits, 47 (9): 2174-2184 (2012)Optimal Sparse Approximation with Integrate and Fire Neurons., , , and . Int. J. Neural Syst., (2014)